Covers a field in functional verification of electronic designs, referred to as the constraint-based verification. This book aims to show how constraints, or assertions, can be used towards automating the generation of testbenches, resulting in a seamless verification flow. It is aimed at verification engineers as well as researchers.