This guide to Static Random Access Memory (SRAM) bitcell design and analysis meets the nano-regime challenges for CMOS devices and such emerging devices as Tunnel FETs. Offers popular SRAM bitcell topologies that mitigate variability, plus exhaustive analysis.